



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/710,732	07/30/2004	Ko-Hsing Chang	13041-US-PA	4731

31561	7590	01/11/2008
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE		
7 FLOOR-1, NO. 100		
ROOSEVELT ROAD, SECTION 2		
TAIPEI, 100		
TAIWAN		

EXAMINER	
HARRISON, MONICA D	

ART UNIT	PAPER NUMBER
2813	

NOTIFICATION DATE	DELIVERY MODE
01/11/2008	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

USA@JCIPGROUP.COM.TW

DETAILED ACTION

1. Applicant's amendment filed 8/6/07 have been entered.

Claim Rejections - 35 USC § 112

2. Claims 10, 11 and 13 recites the limitation "forming, a material constituting and an annealing operation" in a buffer layer. However, there is no mention of a buffer layer in the independent claim in which these claims depend from. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rhodes (6,611,037 B1) in view of Shibib (6,228,750 B1).

3. Regarding claim 1, Rhodes discloses a method of fabricating a photodiode, comprising the steps of: providing a substrate (Figure 6, reference 316); forming a well region of a first conductive type in the substrate (Figure 6, reference 311); forming an isolation structure in the substrate to define a photosensitive area on the substrate (Figure 6, reference 350), and forming a plurality of trenches in the well region of the substrate within the photosensitive area (Figure 6, reference 324). However, Rhodes does not disclose depositing a doped layer of a second conductive type over of the first conductive type in the substrate, wherein the doped layer

covers the interior walls of the trenches and the surface of the well region of the first conductive type in the substrate within the photosensitive area.

Shibib discloses depositing a doped layer of a second conductive type over of the first conductive type in the substrate, wherein the doped layer covers the interior walls of the trenches and the surface of the well region of the first conductive type in the substrate within the photosensitive area (Figure 1C, reference 107; column 3, line 26).

It would have been obvious, at the time the invention was made, for one having ordinary skill in the art, to modify Rhodes with the teachings of Shibib for the purpose of doping a semiconductor surface.

4. Regarding claims 2 and 12, Shibib discloses wherein after the step of forming the doped layer over the substrate, further comprises performing an annealing operation (Figure 1D, column 3, line 43).

5. Regarding claim 3, Shibib discloses wherein the annealing operation drives the dopants within the doped layer of the second conductive type into the substrate and make junction of the first conductive type and the second conductive type shift into the substrate (Figure 1D, column 3, line 43).

6. Regarding claim 4, Shibib discloses wherein the first conductive type is P-type and the second conductive type is N- type (Figure 1E).

7. Regarding claim 5, Rhodes discloses wherein the first conductive type is N-type and the second conductive type is P-type (Figure 14, references 315 and 340).

8. Regarding claim 6, Rhodes discloses wherein the step of forming the doped layer comprises performing a chemical vapor deposition process (column 12, lines 65-67 thru column 13, lines 1-9).

9. Regarding claim 7, Rhodes discloses wherein a material constituting the doped layer is selected from the group consisting of doped polysilicon and doped epitaxial silicon (Figure 14, reference 340; *doped polysilicon*).

10. Regarding claims 8 and 15, Rhodes discloses wherein the doped layer completely fills the trenches (Figure 14, reference 340).

11. Regarding claim 9, Rhodes discloses forming a buffer layer over the substrate covering the interior walls of the trenches as well as the surface of the substrate within the photosensitive area after forming the trenches in the substrate within the photosensitive area (Figure 11, reference 328).

12. Regarding claim 14, Shibib discloses wherein the annealing operation drives the dopants within the doped layer into the well region of the substrate so that a junction of the second conductive type and the first conductive type is formed within the well region of the substrate (Figure 1D, column 3, line 43).

Allowable Subject Matter

13. Claims 16-20 are allowed over the prior art of record.

Reasons for Allowance

14. The following is an examiner's statement of reasons for allowance: The prior art does not disclose nor fairly suggest a method for fabricating a photodiode as described in independent claim 16, including forming a buffer layer of a semiconductor material over the well

region, forming a doped layer of a second conductive type directly over the buffer layer, and performing an annealing operation.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Response to Arguments

12. Applicant's arguments with respect to claims 1-15 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

13. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number:
10/710,732
Art Unit: 2813

Page 6


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monica D. Harrison whose telephone number is 571-272-1959. The examiner can normally be reached on M-F 7:00am-3:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead Jr. can be reached on 571-272-1702. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Monica D. Harrison
AU 2813

mdh
December 13, 2007


CARL WHITEHEAD, JR.
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800